1

00:00:01,166 --> 00:00:02,966

iPhone mobile phone commonly used bus

2

00:00:03,533 --> 00:00:07,766

In this video, we mainly explain the MIPI bus

3

00:00:08,333 --> 00:00:09,433

MIPI bus refers to the collective name of the mobile industry processor interface

5

00:00:13,366 --> 00:00:16,333

It was initiated by the MIPI Alliance

6

00:00:16,400 --> 00:00:18,700

Make a standard for some interfaces inside the mobile device, such as the camera, display, baseband and other interfaces

9

00:00:24,100 --> 00:00:26,700

MIPI standard so far

10

00:00:27,233 --> 00:00:29,733

About 40 kinds of interfaces are unified

11

00:00:29,933 --> 00:00:31,900

That includes the display interface and camera interface

13

00:00:35,266 --> 00:00:39,633

In mobile phones, the display interface is generally called DSI

14

00:00:39,833 --> 00:00:42,466

The camera interface is generally CSI

15

00:00:42,866 --> 00:00:45,366

But on Apple's circuit diagram, the lines and camera lines it shows are generally identified as MIPI

18

00:00:50,933 --> 00:00:53,833

It is only identified by the bus name

19

00:00:54,500 --> 00:00:56,766

In the block diagram of the iPhone mobile phone bus architecture, we can see

twenty one

00:00:58,333 --> 00:01:02,466

The line from the CPU to the camera and display identifies the MIPI

twenty three

00:01:05,866 --> 00:01:07,366

That means that this line is a bus dedicated to transmitting display images

25

00:01:10,866 --> 00:01:15,133

The DSI/CSI line is composed of a set of clock CLK and 1 to 4 sets of data DATA

28

00:01:20,833 --> 00:01:22,500

A simple understanding is that a set of clocks represents two lines, and a set of data represents two lines.

31

00:01:29,300 --> 00:01:32,033

The least lines are equivalent to a set of clocks and a set of data

33

00:01:33,200 --> 00:01:35,233

They are a total of four lines

34

00:01:35,400 --> 00:01:38,466

When the amount of data is larger, his lines will be more

35

00:01:38,900 --> 00:01:42,666

At most, it is 4 sets of data plus 1 set of clock

36

00:01:42,733 --> 00:01:45,366

Then they are 10 wires

37

00:01:46,300 --> 00:01:48,500

The bus can work in two working modes: HS and LP

39

00:01:52,166 --> 00:01:53,566

HS mode refers to supporting a large amount of data

41

00:01:56,533 --> 00:01:59,800

The amount of data in LP mode is relatively small

42

00:02:00,166 --> 00:02:02,000

In Apple mobile phones, the camera data cables of iPhone7 and later are mostly identified as LPDP

46

00:02:10,133 --> 00:02:13,966

Explain that the circuit supports two data modes

47

00:02:15,033 --> 00:02:17,433

Let's take the iPhone 11 model as an example to find the MIPI bus displayed to the CPU in the drawings

50

00:02:23,333 --> 00:02:24,000

We first find the display connection seat in the annotation diagram

52

00:02:27,300 --> 00:02:29,900

On the schematic diagram, we find the display connector

53

00:02:29,900 --> 00:02:32,900

look at the line sign in english

54

00:02:33,133 --> 00:02:34,866

The one marked MIPI represents the MIPI bus from the display to the CPU

56

00:02:40,500 --> 00:02:45,466

The MIPI bus of this model uses a total of 8 lines

57

00:02:45,733 --> 00:02:47,700

There is a set of clocks

58

00:02:47,900 --> 00:02:49,900

There are 3 sets of data

59

00:02:51,500 --> 00:02:55,033

Then these MIPI buses are all connected to the CPU

60

00:02:59,333 --> 00:03:01,700

After passing through the insurance inductor from the socket, it is connected to the CPU

62

00:03:04,866 --> 00:03:06,500

Each line is connected to the CPU through a safety inductor

65

00:03:14,966 --> 00:03:19,366

Let's find the MIPI bus from the camera to the CPU

66

00:03:19,800 --> 00:03:22,400

Choose any camera socket

67

00:03:25,300 --> 00:03:27,866

Then we find the connection seat of the camera in the drawing

69

00:03:29,900 --> 00:03:31,466

From iPhone7 and above models, the data cable from the camera to the CPU will be marked with LPDP

71

00:03:36,800 --> 00:03:38,466

At this time we can see

72

00:03:38,600 --> 00:03:39,566

If LPDP is marked on the side of the seat, it is the data cable from the camera to the CPU

74

00:03:45,533 --> 00:03:47,533

This model has a total of 7 lines marked with LPDP

76

00:03:53,166 --> 00:03:54,733

That means that this model has a total of 7 data lines connected to the CPU

78

00:03:59,600 --> 00:04:00,766

The LPDP bus has a characteristic

80

00:04:02,133 --> 00:04:04,333

There is no fuse resistor in the middle of the line

81

00:04:04,400 --> 00:04:06,800

It is connected to the CPU through a coupling capacitor

83

00:04:08,466 --> 00:04:10,166

The advantage of this is that the amount of data transmission can be more and faster

86

00:04:14,433 --> 00:04:15,866

The coupling capacitors next to the seat are all on the LPDP bus of the camera

89

00:04:22,233 --> 00:04:24,833

Next, let's take the 6sp model as an example to check the MIPI bus of the camera model before 6sp

92

00:04:31,866 --> 00:04:34,200

According to the position number of the camera, we search for the position number in the drawing

94

00:04:37,233 --> 00:04:40,200

The data bus from the camera to the CPU of models before 6sp will mark MIPI

97

00:04:45,566 --> 00:04:46,666

The 6SP model MIPI bus has a total of 10 lines

99

00:04:49,900 --> 00:04:52,800

There are 1 set of clock and 4 sets of data respectively

101

00:04:54,966 --> 00:04:57,866

Then these MIPI buses are connected to the CPU

102

00:04:59,433 --> 00:05:01,466

We can see that the MIPI bus of this model is directly connected to the CPU

104

00:05:04,233 --> 00:05:06,266

There is no insurance inductance in the middle

105

00:05:15,100 --> 00:05:18,233

We'll stop here in this lesson