1

00:00:00,433 --> 00:00:04,000

Hello everyone, today we will learn about the power supply generation sequence

2

00:00:04,000 --> 00:00:08,666

in the standard timing of Intel's 6th to 9th generation low-power CPU chipsets

3

00:00:15,500 --> 00:00:17,366

This lesson includes two parts,

4

00:00:18,033 --> 00:00:22,133

the explanation of each power supply, signal and their generation sequence

5

00:00:25,466 --> 00:00:30,100

First of all, let's take a look at the explanation of each power supply and signal

6

00:00:31,900 --> 00:00:34,233

First, VDIMM

7

00:00:35,233 --> 00:00:46,600

This refers to memory power supply VDDQ, 1.2V, VPP power supply 2.5V, and VCCPLL_OC 1.2V, etc.

8

00:00:52,566 --> 00:00:56,433

These power supplies are generally controlled by SLP_S4#

9

00:00:58,900 --> 00:01:00,833

Second, VCC

10

00:01:01,166 --> 00:01:08,166

Including secondary voltage 3.3V, secondary voltage 5V, bus power supply VCCIO,

11

00:01:10,366 --> 00:01:17,600

and various power supplies such as VCCST, VCCPLL, VCCSTG, etc.

12

00:01:18,233 --> 00:01:25,333

When the VCCST power supply is normal, a power good signal VCCST_PWRGD will be generated

13

00:01:25,500 --> 00:01:30,400

and sent to the CPU to notify the CPU that the VCCST power supply is normal,

14

00:01:30,966 --> 00:01:33,433

and the voltage value is 1.0V

15

00:01:34,366 --> 00:01:41,633

After the CPU receives VCCST_PWRGD, it will send a DDR_VTT_CNTL signal

16

00:01:41,633 --> 00:01:45,633

to control the VTT power supply of the memory, 0.6V

17

00:01:48,366 --> 00:01:52,400

Then it will also generate a signal to turn on the CPU power supply

18

00:01:52,400 --> 00:01:59,166

to generate the system agent power supply VCCSA of the CPU, and the voltage is 1.05V

19

00:02:01,800 --> 00:02:05,733

Ok, let's take a look at the sequence of power supply and signal generation

20

00:02:10,433 --> 00:02:17,300

First of all, after the CPU receives the trigger signal, it will send SLP_S5#, SLP_S4#,

21

00:02:17,433 --> 00:02:20,366

SLP_S3# and other signals to the EC,

22

00:02:21,033 --> 00:02:24,066

and the EC will turn on the subsequent power supplies,

23

00:02:25,200 --> 00:02:32,033

or it can be directly turned on by SLP_S5#, SLP_S4#, SLP_S3# and other signals

24

00:02:32,933 --> 00:02:36,833

The power supplies include the main power supply of the memory 1.2V,

25

00:02:36,933 --> 00:02:40,200

the VPP power supply of the memory 2.5V,

26

00:02:40,500 --> 00:02:49,733

the secondary voltage 3.3V generated by SLP_S3# control, the secondary voltage 5V, VCCST power supply,

27

00:02:50,200 --> 00:02:56,733

VCCSTG power supply 1.0V, VCCIO bus power supply 0.95V

28

00:02:59,133 --> 00:03:04,333

There is also the VDDQ power supply of the CPU memory module 1.2V,

29

00:03:11,233 --> 00:03:17,466

VCCPLL, 1.0V, VCCPLL_OC, 1.2V

30

00:03:22,933 --> 00:03:29,466

After the power supply of each channel is normal, VCCST_PWRGD is generated to the CPU,

31

00:03:31,400 --> 00:03:35,033

and at the same time, it will also be converted by other circuits

32

00:03:35,033 --> 00:03:38,033

to generate a power supply start signal for the CPU

33

00:03:39,333 --> 00:03:46,133

After the CPU receives VCCST_PWRGD, it will send out DDR_VTT_CNTL,

34

00:03:46,366 --> 00:03:51,000

which is used to turn on the VTT power supply of the memory, 0.6V

35

00:03:51,233 --> 00:03:58,233

After the CPU power supply start signal is normal, it controls to generate the VCCSA power supply of the CPU

36

00:03:59,300 --> 00:04:02,833

Ok, this is the generation sequence of each power supply and signal