1

00:00:00,333 --> 00:00:06,433

Hello everyone, today we will learn about the Intel 6~7 series chipset architecture

2

00:00:06,633 --> 00:00:11,766

This is a notebook motherboard Intel 6~7 series chipset architecture diagram

3

00:00:12,100 --> 00:00:20,733

In this architecture diagram, the PCH of HM75, HM76...7 series is used here

4

00:00:21,500 --> 00:00:25,033

With IVY Intel 3rd generation processor

5

00:00:25,566 --> 00:00:31,200

CPU manages discrete graphics via PCIE x16 bus

6

00:00:33,000 --> 00:00:36,633

This graphics card uses a NIVIDIA graphics card

7

00:00:36,900 --> 00:00:39,033

"VRAM" refers to video memory

8

00:00:39,466 --> 00:00:44,233

The CPU also manages DDR3 memory via the memory bus

9

00:00:44,500 --> 00:00:46,433

This is the memory slot

10

00:00:47,233 --> 00:00:48,400

Dual channel

11

00:00:48,700 --> 00:00:52,500

Two memory slots support a total of 8GB of memory

12

00:00:53,200 --> 00:00:57,700

There are two sets of communication buses between CPU and PCH

13

00:00:58,733 --> 00:01:01,300

First is FDI bus

14

00:01:02,166 --> 00:01:03,866

It's a one-way transfer

15

00:01:03,933 --> 00:01:06,233

Used to transmit display signals

16

00:01:07,733 --> 00:01:13,366

The display signal is sent to the PCH by the CPU through the FDI bus

17

00:01:13,500 --> 00:01:16,866

Then sent to each display interface by PCH

18

00:01:17,366 --> 00:01:23,966

Such as LVDS interface, CRT interface and HDMI interface

19

00:01:24,266 --> 00:01:27,200

Integrated graphics card inside the CPU

20

00:01:28,000 --> 00:01:30,566

It also manages the discrete graphics (discrete graphics card)

21

00:01:31,666 --> 00:01:40,566

Whether it is the display signal of the discrete graphics card or the display signal of the integrated display card inside the CPU

22

00:01:40,700 --> 00:01:44,566

Both are sent to the PCH chip through the FDI bus

23

00:01:45,000 --> 00:01:48,200

Then sent to each display interface by the PCH

24

00:01:48,600 --> 00:01:53,800

The second set of buses between the CPU and PCH is called the DMI bus

25

00:01:54,033 --> 00:01:56,100

This is a two-way transmission

26

00:01:56,733 --> 00:02:00,400

used to transmit all data except display signals

27

00:02:00,666 --> 00:02:04,200

It can send data to CPU by PCH

28

00:02:04,500 --> 00:02:07,866

Data can also be sent by CPU to PCH

29

00:02:08,100 --> 00:02:10,033

It's called two-way transmission

30

00:02:10,366 --> 00:02:12,766

Start with the 7-series chipset

31

00:02:13,166 --> 00:02:16,700

PCH supports USB 3.0 bus

32

00:02:17,066 --> 00:02:20,500

So here are two USB 3.0 ports

33

00:02:20,933 --> 00:02:24,400

Next is the PCIE x1 bus

34

00:02:25,133 --> 00:02:29,833

The PCIE x1 bus is connected to the wired network card

35

00:02:30,166 --> 00:02:33,533

Also connected to the mini PCIE slot

36

00:02:33,900 --> 00:02:36,066

It's for the wireless network card

37

00:02:37,033 --> 00:02:40,900

The PCH is also connected with a SPI ROM

38

00:02:41,133 --> 00:02:43,800

Transmission via SPI bus

39

00:02:44,366 --> 00:02:48,600

PCH also communicates with EC via LPC bus

40

00:02:49,666 --> 00:02:53,233

EC manages the touchpad and also the keyboard

41

00:02:55,300 --> 00:02:57,800

It also monitors other circuits

42

00:02:57,966 --> 00:03:00,433

Such as temperature control circuits

43

00:03:00,500 --> 00:03:01,700

and charging circuit

44

00:03:02,000 --> 00:03:04,133

It was also involved in the boot

45

00:03:04,200 --> 00:03:05,833

Next is SATA bus

46

00:03:06,066 --> 00:03:11,166

It is mainly used for communication between PCH and hard disk, CD-ROM

47

00:03:11,300 --> 00:03:13,966

For managing hard drives and CD-ROM

48

00:03:14,033 --> 00:03:16,933

Responsible for communicating with the hard disk drive

49

00:03:17,033 --> 00:03:19,033

USB 2.0 bus

50

00:03:19,233 --> 00:03:22,100

It mainly connects external devices

51

00:03:22,100 --> 00:03:23,700

Next is the last one

52

00:03:23,933 --> 00:03:28,000

PCH manages the sound card chip through the sound card bus

53

00:03:28,066 --> 00:03:30,733

Responsible for communicating with the sound card

54

00:03:30,866 --> 00:03:35,133

Ok, this is the 6~7 series chipset architecture diagram