• Learning center

16. Intel 300 Series Chipset Architecture
Today we will learn about the Intel 300 series chipset architecture.
Detail
Comments

1

00:00:00,266 --> 00:00:05,866

Hello everyone, today we will learn about the Intel 300 series chipset architecture

2

00:00:07,033 --> 00:00:12,766

This is the architecture diagram of the Intel 300 series chipset of the notebook motherboard

3

00:00:13,400 --> 00:00:17,000

This is the PCH (chip), the real thing is like this

4

00:00:17,866 --> 00:00:23,166

This is the CPU, it is a BGA packaged chip, soldered on the motherboard

5

00:00:23,366 --> 00:00:25,800

In reality it is like this

6

00:00:27,066 --> 00:00:31,433

The CPU still communicates with the PCH through the DMI bus

7

00:00:31,566 --> 00:00:34,433

CPU manages memory through the memory bus

8

00:00:34,900 --> 00:00:37,533

DDR4 memory is supported here

9

00:00:37,866 --> 00:00:42,300

This eDP refers to the display signal output by the CPU

10

00:00:42,500 --> 00:00:46,500

Whether it is the display signal of the discrete graphics card

11

00:00:47,233 --> 00:00:49,866

Or integrated graphics display signal

12

00:00:50,600 --> 00:00:54,666

Both are sent to the LCD screen through the CPU output

13

00:00:57,766 --> 00:01:04,233

The display signal of the HDMI interface is directly output by the discrete graphics card

14

00:01:04,933 --> 00:01:08,566

This discrete graphics card uses DDR5 memory

15

00:01:09,100 --> 00:01:12,366

CPU internal integrates graphics card function

16

00:01:12,800 --> 00:01:16,300

PCH manages SATA devices through the SATA bus

17

00:01:16,733 --> 00:01:22,000

PCH manages network card, WIFI through PCIE 2.0 bus

18

00:01:22,200 --> 00:01:25,833

This bluetooth goes through the USB 2.0 bus

19

00:01:26,100 --> 00:01:31,466

The card reader and network cable interface are directly managed by the network card

20

00:01:32,233 --> 00:01:37,700

PCH communicates with EC through LPC bus or eSPI bus

21

00:01:38,166 --> 00:01:41,000

EC manages the touchpad and keyboard

22

00:01:41,233 --> 00:01:46,000

The communication bus between PCH and SPI ROM is SPI bus

23

00:01:46,433 --> 00:01:50,733

PCH manages the sound card chip through the sound card bus

24

00:01:50,933 --> 00:01:56,200

The sound card chip manages the speakers, headphones and microphone

25

00:01:57,066 --> 00:02:01,733

USB bus goes to USB interface, Type-C interface

26

00:02:01,833 --> 00:02:07,733

Also fingerprint recognition, camera, and some Bluetooth devices, etc.

27

00:02:08,633 --> 00:02:13,000

Well, this is the Intel 300 series chipset architecture

No comments yet
Come and write your comments
Links: