1

00:00:00,266 --> 00:00:05,800

Hello everyone, today we will learn about the CPU power supply circuit during the laptop startup process

2

00:00:08,300 --> 00:00:10,333

This lesson consists of two parts

3

00:00:12,200 --> 00:00:16,200

First, introduction to the common architecture of CPU power supply

4

00:00:16,600 --> 00:00:20,033

Second, the CPU power supply generation process

5

00:00:23,066 --> 00:00:27,333

First, let's take a look at the common architecture of CPU power supply

6

00:00:27,733 --> 00:00:30,966

Different types of CPUs require different power supplies,

7

00:00:33,233 --> 00:00:36,533

so the CPU power supply architectures are also different.

8

00:00:38,033 --> 00:00:40,000

Common power supplies are as follows

9

00:00:41,233 --> 00:00:45,666

Early Intel Core 2nd and 3rd generation CPUs required 6 power supplies

10

00:00:47,266 --> 00:00:53,366

Including: core power supply, memory module power supply, integrated display power supply,

11

00:00:53,633 --> 00:00:59,000

phase-locked loop power supply, system housekeeper power supply, and bus power supply

12

00:01:12,766 --> 00:01:18,766

Intel Core 4th and 5th generation CPUs only need core power supply and memory module power supply

13

00:01:23,100 --> 00:01:27,033

Then it developed to the sixth generation to the tenth generation of Intel Core,

14

00:01:27,166 --> 00:01:29,266

and the CPU needs more power supply

15

00:01:30,100 --> 00:01:36,300

Including CPU core power supply, memory module power supply, integrated display power supply,

16

00:01:36,766 --> 00:01:41,166

system housekeeper power supply, phase-locked loop power supply, etc.

17

00:01:43,000 --> 00:01:47,100

In the 11th and 12th generations, the CPU needs more power supply.

18

00:01:49,300 --> 00:01:53,233

The power supply of the CPU is usually generated by PWM control

19

00:01:56,700 --> 00:01:58,600

There are four common structures

20

00:02:00,400 --> 00:02:06,733

The first type, the main chip controls the work of multiple upper and lower tubes to generate power for the CPU

21

00:02:10,066 --> 00:02:13,833

This main PWM chip integrates the upper and lower tube drivers

22

00:02:20,266 --> 00:02:25,433

The second type is that the main chip does not directly integrate the upper and lower tube drivers

23

00:02:26,700 --> 00:02:29,866

It will send the PWM signal to the external driver chip,

24

00:02:32,433 --> 00:02:37,800

and the driver chip will control the corresponding upper and lower tubes to generate power for the CPU core

25

00:02:41,233 --> 00:02:44,666

The third type is composed of the main chip and DRMOS chip

26

00:02:51,166 --> 00:02:54,633

The DMOS chip is integrated by the driver chip and the MOS tube

27

00:02:58,833 --> 00:03:02,866

It is also controlled by the main chip, which is the one in the picture

28

00:03:06,166 --> 00:03:11,766

One PWM main chip controls multiple DMOS chips to generate CPU power supply output

29

00:03:15,200 --> 00:03:17,500

The fourth is a hybrid architecture

30

00:03:19,866 --> 00:03:24,300

A part of the upper and lower tube drive pins may be integrated inside the main chip

31

00:03:24,300 --> 00:03:27,166

to directly drive the upper and lower tubes to work

32

00:03:29,933 --> 00:03:35,433

At the same time, it will also drive the external driver chip through some PWM signals,

33

00:03:39,300 --> 00:03:44,066

so that the external driver chip can independently control the work of the upper and lower tubes,

34

00:03:44,266 --> 00:03:46,800

and jointly generate CPU power supply

35

00:03:47,833 --> 00:03:52,066

Next, let's take a look at the generation process of CPU power supply

36

00:03:53,266 --> 00:04:01,033

After starting up, the bridge will send out SLP_S5# or SLP_S4# to control the main memory power supply,

37

00:04:01,166 --> 00:04:05,433

memory VPP power supply, and VCCST power supply, etc.

38

00:04:12,133 --> 00:04:20,233

SLP_S3# will control the generation of secondary voltage 3.3V and 5V, bus power supply VCCIO, etc.

39

00:04:21,333 --> 00:04:26,066

After each power supply is normal, a CPU power supply open signal is generated

40

00:04:26,966 --> 00:04:29,166

This open signal is VR_ON

41

00:04:30,100 --> 00:04:35,300

With the open signal, it will control the generation of VCCSA power supply

42

00:04:37,833 --> 00:04:43,533

After VCCSA power supply is normal, it will generate VR_READY signal to PCH

43

00:04:47,666 --> 00:04:52,500

At this time, PCH issues platform reset and CPU reset

44

00:04:59,800 --> 00:05:01,933

After the CPU meets the conditions,

45

00:05:02,200 --> 00:05:08,166

it will send an SVID signal to the CPU power supply chip to control the generation of core power supply

46

00:05:14,133 --> 00:05:19,200

After the CPU has the core power supply, it starts to read the BIOS and starts the self-test

47

00:05:21,700 --> 00:05:23,300

After testing the memory,

48

00:05:23,600 --> 00:05:30,900

the CPU will send out the SVID signal again to control the generation of integrated display power supply VCCGT

49

00:05:31,833 --> 00:05:34,700

This is the basic workflow for CPU powering

50

00:05:38,000 --> 00:05:44,600

These VCCIO power supply, VCCGT power supply, VCCPLL power supply, etc.

51

00:05:44,600 --> 00:05:48,933

are usually controlled by SLP_S3# or SLP_S4#

52

00:05:53,366 --> 00:05:56,300

Ok, this is the power generation process of the CPU