1
00:00:00,400 --> 00:00:06,800
Hello everyone, today we will learn about the 4-switch buck and boost circuit in the Apple A2337 circuit
2
00:00:10,033 --> 00:00:11,200
Let鈥檚 take a look
3
00:00:12,333 --> 00:00:16,533
When the CD3217 converts the 5V power supply of the adapter,
4
00:00:17,400 --> 00:00:21,333
it will first provide power to the charging chip U5200
5
00:00:24,633 --> 00:00:28,066
U5200 is in this position in the circuit
6
00:00:28,766 --> 00:00:31,966
This is ISL9240, the charging chip
7
00:00:34,366 --> 00:00:39,200
The power supply of the adapter is called PPDCIN_AONSW,
8
00:00:41,533 --> 00:00:44,333
it passes through a current-sensing resistor,
9
00:00:51,466 --> 00:00:55,200
and from here it provides power to the P_IN pin of the charging chip
10
00:01:03,133 --> 00:01:04,900
After the charging chip is powered,
11
00:01:06,733 --> 00:01:12,000
it will output a 5V linear from the VDD pin to provide power to the VDDP pin,
12
00:01:19,366 --> 00:01:21,900
and at the same time pull up the CELL pin
13
00:01:24,433 --> 00:01:27,166
In the circuit, this is the VDDA pin
14
00:01:29,200 --> 00:01:35,600
In the circuit diagram, it outputs from the VDDA pin, and then supplies power to the VDDP pin,
15
00:01:36,200 --> 00:01:39,266
there is a 4.7 ohm resistor in the middle
16
00:01:44,600 --> 00:01:47,533
Then, this VDDA has to pull up the CELL pin
17
00:01:50,800 --> 00:01:53,766
CELL is the setting pin for the number of cells
18
00:01:55,233 --> 00:01:57,833
When the level is high, it means 3 cells,
19
00:01:58,966 --> 00:02:01,233
when it is low, it means 2 cells
20
00:02:02,633 --> 00:02:05,633
The voltage of 1 cell is about 4.2V,
21
00:02:07,833 --> 00:02:11,133
and the voltage of 3 cells is about 12.6V
22
00:02:16,900 --> 00:02:21,833
It is also the common point voltage setting pin, and also the charging voltage setting pin,
23
00:02:23,466 --> 00:02:27,100
It sets its charging voltage according to the number of battery cells
24
00:02:29,500 --> 00:02:34,900
When the charging chip meets the power supply, the output is linear, and the CELL pin is pulled up
25
00:02:39,900 --> 00:02:47,500
This chip will output GATE_Q1, GATE_Q2, GATE_Q3, GATE_Q4,
26
00:02:52,033 --> 00:02:55,900
It outputs these pins to drive two external composite tubes
27
00:02:58,400 --> 00:03:05,900
It can also be said that two pairs of upper and lower tubes jointly generate a common point voltage, PPBUS_AON
28
00:03:15,466 --> 00:03:18,100
Ok, let's look how these 4 MOS tubes work
29
00:03:24,000 --> 00:03:26,633
Let's learn through this sequence diagram
30
00:03:32,200 --> 00:03:37,200
When the adapter voltage comes in, it will supply power to the P_IN pin
31
00:03:41,700 --> 00:03:47,433
Then it will generate a linear output from the VDDA pin to supply power to VDDP,
32
00:03:49,733 --> 00:03:54,533
and at the same time pull up the CELL pin, which is the battery cells setting pin,
33
00:03:57,266 --> 00:04:01,433
or the charging voltage setting pin, or the common point voltage setting pin
34
00:04:02,333 --> 00:04:04,466
After the chip meets these conditions,
35
00:04:05,066 --> 00:04:08,833
it will work in boost mode and drive 4 MOS tubes to conduct in turn,
36
00:04:09,700 --> 00:04:12,566
and boost the 5V to get 12V power supply
37
00:04:25,966 --> 00:04:28,000
How did this 12V come from?
38
00:04:28,500 --> 00:04:31,433
The average voltage of one cell is about 4V
39
00:04:34,700 --> 00:04:37,766
When the CELL pin is grounded, it is set to two cells,
40
00:04:38,733 --> 00:04:42,333
and when it is connected to the power supply, it is set to three cells.
41
00:04:42,933 --> 00:04:45,600
We are based on three battery cells to calculate
42
00:04:47,300 --> 00:04:51,466
Each cell is about 4V, so three cells are 12V
43
00:04:53,466 --> 00:04:58,233
This 12V is the common point voltage, which is called PPBUS_AON
44
00:04:59,833 --> 00:05:02,866
At the same time, it is also the charging voltage,
45
00:05:03,200 --> 00:05:06,566
which can charge the battery after the charging current detection resistor
46
00:05:06,566 --> 00:05:09,066
and the battery isolation tube are turned on.
47
00:05:12,366 --> 00:05:17,333
It can also support batteries and adapters to provide power to the system at the same time,
48
00:05:17,933 --> 00:05:19,733
supporting mixed power supply
49
00:05:26,900 --> 00:05:32,000
Regarding the boost process, it usually uses inductor energy storage for boosting
50
00:05:35,366 --> 00:05:39,066
When the upper MOS tube is turned on, the lower MOS tube is turned off
51
00:05:40,366 --> 00:05:45,100
The MOS tube here is turned on, so that the inductor can charge and store energy
52
00:05:49,566 --> 00:05:53,533
Then, after the MOS tube is turned off, this side is turned on,
53
00:05:53,866 --> 00:05:57,700
and the incoming electricity and the stored electricity are released together,
54
00:05:58,233 --> 00:06:01,066
superimposed together to obtain a higher voltage
55
00:06:02,033 --> 00:06:06,566
The PWM waveform can be measured at the G poles of these 4 MOS tubes
56
00:06:07,333 --> 00:06:10,700
In the maintenance process, if there is no common point,
57
00:06:11,666 --> 00:06:15,433
we mainly check the condition of the charging chip, or replace the chip
58
00:06:18,800 --> 00:06:22,333
The boosted common point voltage will be returned to provide power
59
00:06:22,333 --> 00:06:27,166
to the PBUS and PBUS_PWR pins for detecting the common point voltage
60
00:06:34,766 --> 00:06:37,466
When it detects that the common point voltage is normal,
61
00:06:37,833 --> 00:06:41,900
it will output an EN signal to turn on the power supply of other circuits
62
00:06:45,300 --> 00:06:48,966
Ok, this is an introduction to the 4-switch buck and boost circuit