1

00:00:00,633 --> 00:00:04,233

Hello everyone, today we will learn about the structure of domestic mainboards

2

00:00:08,900 --> 00:00:14,433

This lesson mainly introduces the architectures of Loongson mainboard and Phytium mainboard

3

00:00:19,533 --> 00:00:22,300

First look at the mainboard structure of Loongson

4

00:00:23,300 --> 00:00:28,933

Let's take the architecture of the 7A1000 chipset as an example to make a brief introduction

5

00:00:35,800 --> 00:00:37,966

This 7A1000 has two channels,

6

00:00:39,333 --> 00:00:41,633

which can support two processors at the same time,

7

00:00:42,733 --> 00:00:44,866

or only one processor can be installed

8

00:00:48,600 --> 00:00:53,100

Let's take a look at the 7A100 equipped with the 3A4000

9

00:00:58,800 --> 00:01:03,000

This 3A4000 supports four channels of DDR4 memory,

10

00:01:03,366 --> 00:01:06,133

and it has SPI bus, serial bus, etc.

11

00:01:16,466 --> 00:01:21,866

Communicate with 7A100 via HT LO or HT HI bus

12

00:01:25,833 --> 00:01:27,666

If two processors are installed,

13

00:01:27,733 --> 00:01:31,400

the two processors communicate through the HT0 X16 bus

14

00:01:38,266 --> 00:01:45,900

7A1000 is a bridge that integrates a graphics card inside and needs an external video memory, DDR3 video memory

15

00:01:47,966 --> 00:01:50,733

VGA CON refers to the VGA interface,

16

00:01:51,266 --> 00:01:54,800

its PCIE bus supports the hard disk of NVME protocol,

17

00:01:55,066 --> 00:01:57,833

and also supports other PCIE devices

18

00:02:01,233 --> 00:02:02,866

This is the fan connector

19

00:02:05,000 --> 00:02:10,733

There are 4 USB2.0 interfaces and 4 USB3.0 interfaces

20

00:02:11,066 --> 00:02:15,800

External SATA 3.0 controller can be connected to two SATA ports

21

00:02:18,333 --> 00:02:23,166

This SATA 3.0 controller is managed by the PCH with the PCIE bus

22

00:02:25,366 --> 00:02:28,933

This SLOT slot supports three PCIE X8

23

00:02:33,133 --> 00:02:35,466

This is the switch on the front panel

24

00:02:38,833 --> 00:02:43,733

It also supports SATA 2.0 protocol interface, and SPI bus

25

00:02:44,866 --> 00:02:47,300

This is the mainboard structure of Loongson

26

00:02:52,366 --> 00:02:54,833

Let's take a look at the mainboard of this Loongson

27

00:02:56,333 --> 00:03:01,933

The CPU of this mainboard is 3A4000, equipped with a 7A100 bridge,

28

00:03:03,666 --> 00:03:05,833

and there is a video memory next to the bridge

29

00:03:06,266 --> 00:03:08,700

It also supports ATX power supply

30

00:03:09,366 --> 00:03:13,433

The CPU power supply is also powered by an independent 4PIN

31

00:03:13,900 --> 00:03:16,033

There are four SATA ports here

32

00:03:18,066 --> 00:03:23,966

This is the M.2 interface, and the M.2 interface currently uses the SATA protocol

33

00:03:24,500 --> 00:03:27,333

There is also an M.2 interface at the bottom,

34

00:03:30,200 --> 00:03:35,700

which is used to insert a wireless network card and supports HDMI display signal output

35

00:03:36,133 --> 00:03:38,900

Here is an HDMI data conversion chip

36

00:03:40,833 --> 00:03:43,133

It also supports VGA interface

37

00:03:43,700 --> 00:03:46,166

Here is a VGA interface signal conversion chip

38

00:03:47,333 --> 00:03:49,866

There is a SATA control chip here,

39

00:03:50,033 --> 00:03:54,133

which is specially used for the control of SATA 3.0

40

00:03:54,333 --> 00:03:57,600

Here is the sound card chip for processing audio signals

41

00:03:59,000 --> 00:04:05,233

There is a USB3.0 controller here, which is specially used to manage the USB3.0 interface

42

00:04:08,166 --> 00:04:14,666

There are two front USB3.0 sockets here, and there is also a USB3.0 controller here

43

00:04:15,200 --> 00:04:24,700

From the side, you can also see the network cable interface, USB2.0, USB3.0, HDMI, VGA interface, etc.

44

00:04:26,166 --> 00:04:29,100

Ok, this is the basic architecture of this mainboard

45

00:04:31,133 --> 00:04:34,266

Let's take a look at the architecture of the Phytium mainboard

46

00:04:34,466 --> 00:04:40,466

Phytium 2000 supports DDR4 memory, and it also manages various peripherals

47

00:04:43,366 --> 00:04:48,033

For example, Micro SD CONN, this chip is a level conversion chip

48

00:04:50,866 --> 00:04:54,900

There are also network cards, PCIE slots, BIOS chips,

49

00:04:54,900 --> 00:04:58,500

and LPC bus devices connected to the LPC bus

50

00:05:04,933 --> 00:05:11,133

This is the PCIE bus, with the USB3.0 controller and the USB2.0 Hub chip

51

00:05:11,133 --> 00:05:15,600

to manage the USB3.0 interface and USB2.0 interface

52

00:05:21,266 --> 00:05:26,400

Here is a SATA 3.0 controller that manages the SATA interface

53

00:05:27,166 --> 00:05:31,266

The sound card chip is directly managed by the CPU through the sound card bus

54

00:05:34,333 --> 00:05:39,133

This part of the RTC is also transferred to the CPU through level conversion

55

00:05:40,700 --> 00:05:45,933

There is an I2C bus in the middle, which is used to identify the SPD signal of the memory,

56

00:05:46,200 --> 00:05:49,200

and some other EEPROM information on the mainboard

57

00:05:51,900 --> 00:05:54,900

This is the architecture of the Phytium CPU mainboard

58

00:05:56,100 --> 00:05:58,400

This is a mainboard with Phytium CPU

59

00:06:00,266 --> 00:06:02,133

It manages the memory directly

60

00:06:02,366 --> 00:06:05,533

But Phytium鈥檚 CPU does not support graphics card,

61

00:06:05,733 --> 00:06:09,133

that is, there is no integrated graphics card inside.

62

00:06:09,366 --> 00:06:12,066

It requires an external graphics card to display

63

00:06:12,733 --> 00:06:15,500

It also has USB3.0 interface

64

00:06:15,866 --> 00:06:21,666

There are two network cable interfaces, audio interface, USB interface, etc.

65

00:06:22,500 --> 00:06:25,400

At the same time it also has M.2 slot

66

00:06:25,900 --> 00:06:29,100

This is the architecture of the Phytium CPU mainboard