• Learning center

212. Circuit analysis of Wistron 15221 (HM170)- PCH Standby conditions
212. Circuit analysis of Wistron 15221 (HM170)- PCH Standby conditions
Detail
Comments

1

00:00:00,300 --> 00:00:05,200

Hello everyone, today we will learn about the deep sleep standby main standby conditions

2

00:00:05,200 --> 00:00:07,033

of the Wistron 15221 motherboard.

3

00:00:08,366 --> 00:00:11,700

First, we have to learn how to tell if it supports deep sleep

4

00:00:13,466 --> 00:00:16,033

Usually we judge by three signals

5

00:00:17,033 --> 00:00:24,466

The first signal is the deep sleep standby power supply (VCCDSW_3P3)

6

00:00:25,066 --> 00:00:31,900

See if this power supply is connected to the main standby power supply (VCCPRIM_3P3)

7

00:00:32,566 --> 00:00:36,100

If these two power supplies are connected together,

8

00:00:36,333 --> 00:00:40,233

it means that the deep sleep standby power supply and the main standby power supply

9

00:00:40,233 --> 00:00:41,666

are generated at the same time

10

00:00:41,900 --> 00:00:43,566

Unity provided by 3D3V_S5

11

00:00:43,933 --> 00:00:47,633

This condition indicates that deep sleep is not supported

12

00:00:48,833 --> 00:00:51,566

The second signal is RSMRST#

13

00:00:53,033 --> 00:00:56,700

RSMRST# means the main standby power supply is good

14

00:00:57,233 --> 00:01:01,500

DSW_PWROK means that the deep sleep standby power supply is normal

15

00:01:01,866 --> 00:01:05,100

If these two signals are connected together, it also means that the machine does not support deep sleep

16

00:01:08,166 --> 00:01:13,700

There is another signal called SLP_SUS##

17

00:01:16,400 --> 00:01:20,900

This signal is used to turn on the main standby power supply,

18

00:01:21,266 --> 00:01:24,166

and it will only be used when deep sleep is supported.

19

00:01:24,566 --> 00:01:28,766

When this pin is floating, it means that deep sleep is not supported

20

00:01:29,333 --> 00:01:32,400

This mainboard does not support deep sleep

21

00:01:32,933 --> 00:01:37,500

Its deep sleep standby power supply is connected to the main standby power supply,

22

00:01:37,966 --> 00:01:42,666

and RSMRST# and DSW_PWROK are also connected together

23

00:01:44,066 --> 00:01:47,333

It means that this motherboard does not support deep sleep

24

00:01:48,033 --> 00:01:53,800

Both the deep sleep standby power supply and the main standby power supply come from 3D3V_S5

25

00:01:54,033 --> 00:02:00,000

There is also a VCCPRIM_1P0 main standby power supply 1.0V, which comes from 1D0V_S5

26

00:02:02,166 --> 00:02:07,733

Then the two main standby power supplies come from the standby power supply chip respectively.

27

00:02:08,433 --> 00:02:15,400

After the PU4501 (standby power supply chip) receives the start signal sent by the EC,

28

00:02:15,600 --> 00:02:20,333

it controls the output of 3D3V_S5 and 5V_S5

29

00:02:21,200 --> 00:02:27,066

Provides power to the deep-sleep standby and main standby supply pins of the bridge

30

00:02:28,566 --> 00:02:36,333

Simultaneously generate 3V5V_POK (power good signal) to turn on 1D0V_S5

31

00:02:37,733 --> 00:02:44,166

This 1D0V_S5 is generated by the control of PU5201

32

00:02:47,333 --> 00:02:51,633

So here are the 3 standby power supplies for this bridge

33

00:02:52,933 --> 00:02:58,200

When the 3.3V_S5 standby power supply is normal, it will pull up BATLOW#

34

00:03:01,433 --> 00:03:08,500

BATLOW# is a low battery indication signal, active low

35

00:03:08,933 --> 00:03:14,466

When this signal is low, it means that the battery is low, which will not trigger the fault

36

00:03:15,400 --> 00:03:21,733

When the power supply of 3D3V_S5 and 1D0V_S5 is normal,

37

00:03:21,866 --> 00:03:31,466

the EC delays sending a power good signal to the RSMRST# and DSW_PWROK pins of the bridge

38

00:03:31,666 --> 00:03:35,933

to notify the bridge that the standby power supply is normal

39

00:03:37,300 --> 00:03:43,100

We collectively refer to these conditions as the top ten standby conditions

40

00:03:43,600 --> 00:03:49,600

When these standby voltages are normal, the deep sleep standby power supply will internally

41

00:03:49,633 --> 00:03:55,333

pull up the PWRBTN# switch signal through a resistor

42

00:03:56,133 --> 00:04:01,600

So this PWRBTN# is also 3.3V high level in standby state

43

00:04:02,566 --> 00:04:05,666

If it is low, it will cause the machine to fail

44

00:04:06,800 --> 00:04:09,700

Ok, here are a few standby conditions for the bridge

No comments yet
Come and write your comments
Links: