1

00:00:00,466 --> 00:00:05,966

Hello everyone, today we will learn about the boot circuit of the Wistron 15221 motherboard.

2

00:00:07,433 --> 00:00:14,433

When the EC meets the standby power supply, standby reset, and reads the program,

3

00:00:14,433 --> 00:00:17,300

the bridge also meets the 10 major standby conditions

4

00:00:18,566 --> 00:00:23,566

When we press the switch, it will generate a "high-low-high" pulse signal to the EC

5

00:00:23,900 --> 00:00:28,200

When the EC receives the "high-low-high" switch signal

6

00:00:28,666 --> 00:00:35,300

When it is detected that LID_CLOSE# (sleep cover switch) is high

7

00:00:36,400 --> 00:00:43,600

The EC will delay sending PM_PWRBTN# to the PWRBTN# pin of the bridge

8

00:00:45,466 --> 00:00:50,766

When the bridge is in the normal condition of the 10 major standby conditions

9

00:00:50,766 --> 00:00:59,600

And received this PWRBTN# switch signal

10

00:01:00,166 --> 00:01:08,766

The bridge will send SLP_S3#, SLP_S4# to EC, and turn on the power supply of each channel behind

11

00:01:09,466 --> 00:01:19,133

Usually after SLP_S4# is sent out, it will turn on the VPP power supply of the memory to supply 2.5V

12

00:01:21,766 --> 00:01:27,333

When the 2.5V is normal, a PG signal will be generated,

13

00:01:27,966 --> 00:01:34,933

which will be sent to the S5 pin of the memory main power supply chip,

14

00:01:35,566 --> 00:01:40,300

and the main memory power supply 1D2V_S3 will be turned on.

15

00:01:41,366 --> 00:01:49,066

SLP_S4# will also turn on the secondary voltage 1V_VCCST

16

00:01:49,633 --> 00:01:59,200

Then, SLP_S3# turns on the secondary voltage 1D2V_VCCSFR_OC,

17

00:02:00,766 --> 00:02:08,833

and also controls the generation of secondary voltages 3D3V_S0 and 5V_S0

18

00:02:08,833 --> 00:02:15,066

It will also control U4004 to generate 0D95V_VCCIO,

19

00:02:16,600 --> 00:02:22,766

come to the EN pin of PU5304, and turn on 1D5V_S0

20

00:02:23,433 --> 00:02:35,433

When 1D5V_S0 is normal, it will generate PG signal 1D5V_S0_PWRGD

21

00:02:36,766 --> 00:02:45,833

After passing through the resistor, it is renamed ALL_SYS_PWRGD and VR EN

22

00:02:47,600 --> 00:02:55,933

This VR EN powers the CPU chip to turn on the VCCSA voltage of the CPU

23

00:02:57,900 --> 00:03:04,666

ALL_SYS_PWRGD is sent to the VCCST_PWRGD pin of the CPU

24

00:03:05,400 --> 00:03:09,000

When the CPU receives VCCST_PWRGD

25

00:03:09,300 --> 00:03:16,733

The CPU will send a DDR_VTT_CNTL signal to control the VTT power supply that generates the memory

26

00:03:18,566 --> 00:03:25,866

The DDR_VTT_CNTL signal has been renamed to the S3 pin of the memory power supply chip after many times

27

00:03:25,866 --> 00:03:31,200

Control the VTT power supply 0D6V_S0 that generates the memory

28

00:03:31,866 --> 00:03:35,200

It has a rule here

29

00:03:35,300 --> 00:03:42,566

SLP_S4# turns on the voltage of S3 state, such as 2D5V_S3 and 1D2V_S3

30

00:03:43,766 --> 00:03:51,400

And SLP_S3# turns on the power supply in S0 state, such as 3D3V_S0, 5V_S0, 1D5V_S0...etc.

31

00:03:54,566 --> 00:03:59,033

Ok, this is the boot and power supply circuit of this motherboard