1

00:00:00,133 --> 00:00:05,466

Hello everyone, today we will learn about the power supply conditions after power-on

2

00:00:05,466 --> 00:00:08,500

in the standard timing sequence of Loongson's LS7A1000 chipset

3

00:00:11,533 --> 00:00:19,766

The power supply condition after standby refers to: after the above standby conditions are normal,

4

00:00:20,200 --> 00:00:24,700

the chipset receives the "high-low-high" ACPI_PWRBTNn switch signal,

5

00:00:24,700 --> 00:00:28,366

and the chipset will send out ACPI_S5n, ACPI_S4n, ACPI_S3n.....

6

00:00:30,133 --> 00:00:37,666

These signals are used to turn on the subsequent power supplies

7

00:00:43,866 --> 00:00:51,166

ACPI_S5n here is similar to SLP_S5 in Intel chipsets#

8

00:00:51,800 --> 00:01:03,166

ACPI_S4n and ACPI_S3n are equivalent to SLP_S4#, SLP_S3#... and other signals in the Intel chipset

9

00:01:03,633 --> 00:01:14,333

When these signals change from low level to high level, the subsequent IO_VDDE and Core_VDD will be turned on

10

00:01:15,000 --> 00:01:24,266

Usually, after ACPI_S5n changes from low battery to high level, the whole machine will exit the S5 state

11

00:01:25,800 --> 00:01:33,700

When ACPI_S4n is high level, control the whole machine to exit S4 state

12

00:01:33,766 --> 00:01:41,133

It is usually used to turn on the power supply required by the S3 state, such as memory power supply, etc.

13

00:01:42,666 --> 00:01:48,633

When ACPI_S3n is at a high level, it means exiting the S3 state,

14

00:01:48,633 --> 00:01:52,933

which is usually used to turn on the power supply required for the S0 state

15

00:01:54,366 --> 00:01:59,166

ACPI_SLPLANn is the opening signal of the network card power supply

16

00:01:59,766 --> 00:02:04,333

IO_VDDE represents a lot of power supply,

17

00:02:04,733 --> 00:02:11,933

including IO_3V3, DDR_VDDE/DDR_VREF and HT_1V8, HT_1V2...etc.

18

00:02:13,733 --> 00:02:17,333

These power supplies are explained in detail

19

00:02:18,333 --> 00:02:23,633

For example, IO_3V3 is the pin power supply of the low-speed IO port,

20

00:02:23,933 --> 00:02:29,733

and DDR_VDDE/ DDR_VREF is the power supply of the memory

21

00:02:30,266 --> 00:02:36,533

HT_1V8 is a super transmission port 1.8V power supply

22

00:02:37,066 --> 00:02:42,233

The so-called super transmission port here refers to the communication port

23

00:02:42,233 --> 00:02:44,666

between the chipset and the Godson CPU.

24

00:02:45,166 --> 00:02:52,133

HT_1V8 is also the 1.2V power supply for the Super Transmission port

25

00:02:52,533 --> 00:02:59,033

PEST_3V3 is the power supply for chipset PCIE module and SATA module

26

00:03:01,800 --> 00:03:09,366

GMAC_VDDE refers to the GMAC IO pin power supply,

27

00:03:09,366 --> 00:03:18,000

the voltage value needs to be consistent with the external PHY chip, usually 3.3V or 2.5V

28

00:03:22,200 --> 00:03:27,066

USB_A3V3 is the USB analog power supply

29

00:03:29,233 --> 00:03:37,500

Next, the Core_VDD, which includes the VDD core power supply

30

00:03:38,100 --> 00:03:48,200

PEST_1V 1 is also the power supply for the physical layer of the PCIE module and the SATA module 1.1V

31

00:03:49,400 --> 00:03:58,800

There is also PLL_HT_VDD, which is the analog and digital power supply for the PLL

32

00:04:02,133 --> 00:04:06,933

PLL_VDDA_CORE is the core phase-locked loop analog power supply

33

00:04:07,666 --> 00:04:13,233

There are also many power supplies for various graphic phase-locked loops in the back

34

00:04:16,700 --> 00:04:20,366

Ok, these are the power supply conditions after power on