• Learning center

221. Loongson LS7A1000 chipset standard timing- PG, clock, reset signa
221. Loongson LS7A1000 chipset standard timing- PG, clock, reset signals
Detail
Comments

1

00:00:00,600 --> 00:00:04,733

Hello everyone, today we will learn about the PG, clock,

2

00:00:04,733 --> 00:00:09,433

and reset signals in the standard timing sequence of the Loongson LS7A1000 chipset

3

00:00:10,966 --> 00:00:15,866

PG, clock, and reset signals refer to this part of the standard timing diagram

4

00:00:17,533 --> 00:00:24,166

After the above power supplies are normal, an ACPI_PWROK power good signal will be generated

5

00:00:24,866 --> 00:00:32,366

This signal means that the last stage power supply is powered on successfully, 3.3V

6

00:00:36,966 --> 00:00:48,333

Then, there is an ACPI_SYSRSTn, which is the system reset signal, active low,

7

00:00:48,333 --> 00:00:52,366

connected to the restart button, the voltage value is 3.3V

8

00:00:53,033 --> 00:00:57,033

The following is ACPI_SUSTATn,

9

00:00:57,033 --> 00:01:04,333

which controls the platform to enter a low power consumption state when the signal is low

10

00:01:04,933 --> 00:01:07,933

When working normally, it is 3.3V high level

11

00:01:09,700 --> 00:01:17,866

This ACPI_PLTRSTn is the platform reset signal, which works normally at 3.3V

12

00:01:18,466 --> 00:01:21,233

Next is the clock part

13

00:01:22,766 --> 00:01:30,533

The first clock CLKOUT100M, which is a 100MHz clock output

14

00:01:30,833 --> 00:01:36,900

It can also be used as the HT reference clock of the Godson-3 processor

15

00:01:39,700 --> 00:01:45,766

The second CLKOUT33M, this is the 33MHz clock output

16

00:01:47,233 --> 00:01:56,066

It can be used as a reference clock for the memory for the Godson-3 processor

17

00:01:59,166 --> 00:02:05,033

There are multiple sets of clock outputs like this 33MHz and 25MHz

18

00:02:05,766 --> 00:02:11,366

Next CLKOUT25M, which is a 25MHz clock output

19

00:02:11,800 --> 00:02:22,566

It can be used as the core reference clock for Loongson-3 processor, or as a GPIO pin

20

00:02:24,900 --> 00:02:35,633

The fourth CLKOUTFLEX, this is a variable frequency clock output,

21

00:02:35,633 --> 00:02:40,966

the default is 100MHz, it can be used as a GPIO pin

22

00:02:44,066 --> 00:02:50,000

The frequency of this pin can be defined according to the program,

23

00:02:50,000 --> 00:02:54,100

or set by some special pins of the chipset

24

00:02:57,200 --> 00:03:02,800

The above are the PG, clock, and reset signals after power-on

No comments yet
Come and write your comments
Links: